Abstract: Charge tunneling events in an ac-voltage-driven asymmetric single-electron transistor (aSET) under appropriate gate charge are rectified due to the tilted Coulomb blockade (CB) diagram, which induces a finite dc electric current even under zero dc biasing. We demonstrate dependence of the dc current upon the gate charge and the amplitude of the ac voltage by means of numerical simulation based on the Monte Carlo method. Device parameters of the aSET optimized for generation of the ac-induced dc current are derived by both analytical and numerical methods.
Introduction
A single-electron transistor (SET) based on the Coulomb blockade (CB) was first proposed by Likharev [1] . It is composed of two small tunnel junctions that have small capacitances on the order of 1 fF or less, and high resistances on the order of 10 kΩ or more. The small capacitances are essential to make the charging energy of an electron larger than the thermal energy, whereas the high resistances are required to avoid cotunneling of electrons [2] . Then the time constant of an SET becomes on the order of 10 ps, which determines the intrinsic limit of its operation frequency. In a practical sense, since the conventional SET operation is restricted in a low temperature environment, long measurement leads from the SET to the room temperature electronics are usually needed. These leads have parasitic capacitances on the order of 10 pF which together with the SET resistance form a low pass filter. Thus, the bandwidths of conventional SET setups are resultingly limited to 1 MHz or less. Although the SET works as a charge sensor with sub-electron sensitivity, it is impossible to detect each tunneling event in an electric current of even as small as 1 pA whose tunneling repetition frequency is 6 MHz. The narrow bandwidths of conventional SET setups force us to measure an average electric current through SETs.
In the middle of 90's, Weis et al. proposed a current rectifier where a narrow SET bandwidth was positively employed [3] . They fabricated an SET based on a GaAs/AlGaAs heterostructure, and demonstrated finite dc electric currents induced by an ac voltage source with zero dc offset. The tilted CB diagram due to the asymmetry in the SET was the key. However, the relationship between the asymmetry and the ac-induced dc current has not been fully investigated yet. Optimized operation conditions are still unknown.
In this article, we numerically investigate the dc current in an asymmetric SET (aSET) driven by an ac voltage source. Dependence of the ac-induced dc current upon the gate charge and the amplitude of the ac voltage is presented. The asymmetry in the aSET is optimized to maximize the ac-induced dc current.
Device configuration and operation principle
Configuration of the ac-voltage-driven aSET is shown in Fig. 1 (a) . The left junction J L in the aSET has the capacitance C and the resistance R, whereas the right junction J R has αC and R/α, where α is an asymmetric parameter. In this work, we assume that the tunnel barriers of the two junctions have the same specific capacitance per unit area and the same tunnel resistance per unit area, and that the asymmetric parameter corresponds to the junction area ratio of J R to J L . A sinusoidal ac voltage V ac sin 2 πf t is applied to the left edge of the two-junction array. The center electrode in the aSET has a gate capacitance C g (= βC) through which gate voltage V g is applied. No dc biasing across the junction array is used in this work. C g /C = 0.022. Due to the asymmetric configuration, the CB diagram becomes tilted. The operation principle is as follows [3] . The trajectories of the operation point under V g /(e/C g ) of −0.20, 0.0 and +0.20 are represented by line sections connecting the two opposite arrows. The operation point goes up and down on the CB diagram with the peak-to-peak amplitude of 2 V ac /(e/C). The centers of the trajectories are on the zero bias axis. When V g /(e/C g ) = 0.0 (the trajectory B), the operation point periodically exits and enters the CB state. Outside the CB state, electric charges are transferred discretely through the aSET. The duration of the operation point staying in the positive current state is identical with that in the negative current state, which means that the charge transfer is canceled in total and that no dc current flows through the junctions. In the case of V g /(e/C g ) = −0.20 (the trajectory A), on the other hand, the duration of the operation point in the positive current state becomes longer than that in the negative current state, resulting in a finite positive dc current through the junctions due to the imbalance of charge transferring. In the case of V g /(e/C g ) = +0.20 (the trajectory C), reversely, a finite negative dc current flows through the junctions under the zero biasing condition.
Numerical simulation of ac-induced dc current in aSET
In Weis et al.'s work, the gate-charge dependence of the ac-induced dc current was demonstrated only for five values of the ac voltage amplitude [3] . Hence, we first investigated the dependence of the ac-induced dc current upon the ac amplitude. We simulated the operation of an ac-voltage-driven aSET for 2,500 periods of the ac voltage source whose normalized frequency 2 πCRf was fixed at 0.068, while the amplitude of the ac voltage and the gate voltage were varied. To simulate the operation of the ac-voltage-driven aSET, we developed a simulation program based on the Monte Carlo simulator "SI-MON" [4] with a sinusoidal voltage source model. In the simulation, the zero temperature, no cotunneling, and no background charges were included. [3] From Fig. 2 , we may state that the absolute value of the ac-induced dc current is maximized when the gate charge is tuned to the position of the top or bottom apexes of the CB threshold. This is because the asymmetry of the CB threshold is the most enhanced at the gate charge corresponding to the apexes. At the same, the ac amplitude slightly beyond the CB thresholds enhances the use of the asymmetry. Operation far from the CB thresholds by a too large ac amplitude spoils asymmetric characteristics of the aSET.
Optimization of aSET parameters
As described above, the key for the ac-induced dc current is the tilted CB diagram. The difference between the positive and negative threshold voltages of the CB diagram should be as large as possible, which is obtained at the V g value for the bottom or the top of the CB diagram. Hereafter, let us focus on the V g value for the bottom and the situation of α ≥ 1. The small C g condition of β = 0.022 1 is also assumed in this work, that is, only the asymmetric parameter α is responsible for the tilted CB diagram. The threshold voltage at the bottom is referred to as V th− (min) in Fig. 3 (a) , whereas the corresponding threshold in the positive side is V th+ . From the CB conditions of the aSET, the normalized difference between the positive and negative threshold voltages is derived as Fig. 3 (b) shows the dependence of the normalized threshold difference upon the asymmetric parameter α. It has a peak at α 2.4, where the asymmetry is considered to be optimized by the rough approximation using only the CB thresholds.
It should be noted that the electric current depends on not only the applied voltage but also the junction resistances. Hence, the approximation can be improved by introducing a term of the resistances. That is, the difference between the positive and negative threshold voltages should be divided by the total resistance of the aSET, R + R/α. Then Eq. (1) is revised to Fig. 4 presents the numerical results of the ac-induced dc current plotted with Eq. (2) as a function of α. In the simulation, V ac and V g for each α value are set to |V th− (min)| and V gm , respectively, which corresponds to the position P in Fig. 2 . The α dependence of Eq. (2) agree well with that of the numerical results. Since Eq. (2) assumes that the current in the aSET simply follows the Ohm's law outside the CB region, there is difference in the absolute values. The numerical results are approximately 20% of the value of Eq. (2) However, Fig. 4 indicates that Eq. (2) can be utilized for designing the asymmetry as the first-order approximation. The peak positions of Eq. (2) and the numerical results are 3.0 and 3.5, respectively.
Conclusion
We presented numerical and analytical results of the ac-induced dc current in an aSET. Driving an aSET by an ac voltage source induced a finite dc Fig. 4 . Dependence of the numerical ac-induced dc current and Eq. (2) upon the asymmetric parameter α. β is set at 0.022. In the numerical simulation, V ac and V g are set to |V th− (min)| and V gm , respectively, for each α value. The normalized ac frequency 2 πCRf is 0.068.
current even under the zero dc biasing. Numerical simulation based on the Monte Carlo method clearly demonstrated the dependence of the ac-induced dc current upon the ac amplitude and the gate charge. The asymmetric parameter α was optimized by both analytical and numerical methods. The numerically optimized α value was 3.5, while the analytical expression gave the optimized value of 3.0.
